AN EVALUATION OF DIFFERENT POWER GATING SCHEMES IN THE CONTEXT OF ASYNCHRONOUS CIRCUITS FOR POWER REDUCTION Download File Naresh Yarra1, Dr. Suchi Jain2